Abstract: Symbolic analsis of analog circuits is important in analog design automation. However, it is limited to the analysis of small analog circuits where exact symbolic expressions are required. In this paper, we present an efficient algorithm for partitioning large general analog circuits into smaller subcircuits so that symbolic analysis can be performed hierarachically. Experimental results have demontrated that our method ourperforms the best partitioning-based symbolic analyzer SCAPP.
Introduction
Symbolic analysis calculates the behavior or the characteristics of a circuit in terms of symbolic parameters. But symbolic analysis generally suffers the circuit-size limitation problem due to the exponential growth of the symbolic terms with the increase of circuit size. One way to cope with the size limitation problem in symbolic analysis is by means of hierarchical decomposition.
Hierarchical decomposition generates symbolic expressions in a nested form [4, 81. However, the effectiveness of hierarchical decomposition depends crucially on how a circuit is partitioned. So far no effective partitioning algorithm for symbolic analysis has been reported on such less regular-structured circuits as pA741 Opamps [3].
In this paper, we present a balanced multi-level multi-way partitioning heuristic for hierarchical symbolic analysis of large analog circuits [8] . It takes advantage of both hierarchical decomposition and a recently introduced graph-based representation, called Determinant Decision Diagrams (DDDs), for symbolic determinants [6] .
The rest of the paper is organized as follows: Section 2 provides an overview of DDD-based hierarchical symbolic analysis. Section 3 formulates the partitioning problem for symbolic analys Section 4 presents our partitioning heuristic. Section 5 presents c$Jerimental results. Section 6 concludes the paper.
DDD-based Hierarchical Symbolic Analysis
For a linear(ized) time-invariant analog circuit, it is well-known that its system equation can be formulated by modified nodal analysis in the general matrix form: Ax = b, where x is a vector of the node voltage variables and branch current variables, A is the modified nodal admittance matrix and b represents the independent sources.
If we partition the circuit into two device-disjointed parts, the variables x will be divided into three disjoint groups: X I , x B , and x R , where the sup-scripts I, B, R stand for, respectively, internal variables, boundary variables and the rest of variables. Then the systemequation set can be rewritten in the following form:
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The basic idea that underlines all the hierarchical analysis methods is to eliminate some equations from the equation-set above until In our application, b' is a zero vector, we rewrite (3) in the following expanded form:
where U , w = 1, ..., IC, k is size of A B B * , 1 is the size of A", det(A") is the determinant of matrix A", a:,:* is the entry at row U and column w in A B B * , is the first order cofactor of A" defined as ( -l ) ( k 2 + k 1 1 ) d e t ( A L~, k , ) and A i : $ k , is obtained by eliminating row k2 and column kl in A".
only when u u , k l and are both non-zeros. In practice au,kl and akz,v are zero for most time due to the sparsity of AB' and AIB, provided a good partitioning is given. The determinant det(A") and a few of its required first-order cofactors can be efficiently represented by a newly proposed special graph, Determinant Decision Diagrams, described as follows.
A DDD example for a determinant is shown in Fig. 1 it is an internal net.
The most important performance criterion in hierarchical symbolic analysis is how compact the generated symbolic expressions are. In our case, such requirement amounts to reducing DDD vertices used. From equation (3, we observe that the problem of reducing the DDD vertices in partitioning actually centers around reducing the number of the required first-order cofactors Ai:,k, and eventually the nonzero elements in the remaining circuit. This implies that nonzero entries a:, : and ai: due to boundary variables x B should be as few as possible. Boundary variables essentially are cut nets in nodal analysis formulation. So the total number of the cut nets in all the subcircuits should to be minimized. The partitioning objective can then can be expressed as:
To further reduce the DDD size, we also need to balance the numbers of internal nets among different subcircuits. This is due to the fact that min-cut type partitioning always gives rise to very dense interconnection within the leaf subcircuits and therefore dense circuit matrices. For a dense or full matrix, DDD representation is exponential. Suppose that the DDD size only depends on the size of determinant, then the minimal DDD size is achieved if all the determinants of subcircuits have the same size. Therefore it is desirable to balance the number of the internal nets. For large analog circuits, each subcircuit size should also be bounded to efficiently reduce the overall DDD size. Therefore the multi-level partitioning becomes a must. Let S denote the set of all cut nets e j , i.e. span(e,) > 1. The balance requirements can be expressed as following constraints:
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is the set of internal nets in V,, i.e. I(V,) = e . l e . E V, andspan(e.) -2), T is the measure of the offset k m {ts balanced size (referred to as deviationfactor), and Q is a positive constant and 0 < a < 1.
Partitioning Algorithm

Multi-Way Balanced Partitioning
In this section, we describe an extention of the vertex moving partitioning heuristic due to Fiducciai and Mattheyses(FM) [2] for multi-way balanced partitioning. The FM's algorithm begins with two initial partitions and proceeds in a series ofpasses. In each pass, it keeps moving vertices between two partitions until each vertex has been moved exactly once.
After each pass, the best solution observed during the pass becomes the initial solution for a new pass. During each pass, the moved vertices are locked from further exchanging. The unmoved vertices are calledfree vertices. The pass terminates when a pass does not improve upon the most recent solution.
For the convenience, subcircuit, partition and subset are used interchangeablely in the sequel. We first focus on the two-level, multiway balanced partitioning. Then we extend it to tree partitioning.
Computation of Gain and Potential Gain
Unless otherwise specified, we assume that a vertex c is moved from subset A to subset B , A and B are two subsets mong k subsets and c E A. We further define incident number of a net e with respect to a set of vertices A denoted by QIA ( e ) as: a A ( e ) = I{cIc E A and c E e}\
A bindingforce of a net with respect to the set A , denoted by P(e), is defined as:
where AF and AL denote the subsets that contain all the free vertices and locked vertices in A, respectively.
In order to efficiently calculate the span(ej) of a net e j , we divide the move operation of c into two steps:
I . Vertex c is selected from A and put into (x is complement of A, ; I = V -A). The corresponding net cut gain, denoted by Gfe,(c), can be written as:
where E, denotes the s t of nets incident on vertex c. The total gain of the move operation of c from A to B is given by
Gspan(c) = Gfet(c) + G,B,t(c) (13)
Gspa?(c) acutally is the total decrease in spans due to the move operation of the c.
To ensure that constraint (7) is always satisfied after a moving operation for both subset A and B, we need to check the following constraint at each moving step:
where I A ( c ) is the set of all the internal nets of A in &,i.e.,
IA(c)
= { e E EcIPa(e) > 0 and P;r = 0)
and S B ( C ) is the set of all the cut nets in E,, and it becomes an internal net of B after the move,i.e, One way to improve the partitioning quality is to break the tie situation where two vertices have same gain [5] . In our method, we introduce a new penalty function, which is devised for multi-way partitioning, into each vertex gain as the potential gain. Let Gp(e) denote the potential gain of net e imposed on its incident vertices. The potential gain also consists of two parts corresponding to the two steps in a move operation:
where ifPB(e) = /el orPB(e) = 0 ifPB(e) = 03 (20) if0 < PB(e) < le1 i: P w ( e ) G;put(e) = where W ( e ) = A ! -if le1 < D,,, and W(e) = 1 otherwise and D,,, is the prespecified upper bound on the number of nets incident on a vertex, P is a constant. Both G$get(e) and GFPut(e) favor vertices incident on the cut nets which likely become internal nets of B after the vertex move operation. Then, the total gain for whole move operation can be expressed as:
Relaxation of Balance Constraints
One issue with FM-based algorithms is that moving a vertex is only feasible if the move operation dose not violate the balance constraints involved. However this will confine the solution space especially when the constraint is strict [I] . This problem can be alleviated by temporally relaxing the balance constraints and allowing a sequence of move operations of vertices, called macro-step, to be carried out as long as the balance constraints are restored after the macro-step.
More specifically, Let MG[i] and IN[i] be the maximum gain of all vertices and number of intemal nets in subset i. Consider a vertex cv to be moved from subset VA to subset VB without considering the balance constraint. We observe that after the move operation, IN[A] is always reduced, and IN[B] is always increased. So in case the move operation causes the violations of balance constraints in either A or B, or both, the replacement strategy that involves a sequence of vertex move operations can be used to restore the balance. Let F be the set of free vertices. The new balance-relaxed multi-way partitioning algorithm (BRMP) is described in Fig. 2. 
Multi-way Tree Partitioning
Two-level partitioning can be extended to tree partitioning by recursively applying the algorithm to each subcircuit obtained from previous partitioning and decomposing each subcircuit into smaller parts until the constraint (8) on the number of the internal nets of subcircuits are satisfied. Such tree partitioning scheme can be viewed as a special two-level, multi-way partitioning where each two-level mutlti-way partitioning is solved by only allowing vertics moved among some of subsets and all the vertices in the other subsets are locked during the entire process of partitioning. So the gain calculations (2 1) and internal-net constraints (1 9) and (20) still remain valid for tree partitioning.
Experimental Results
The proposed balanced multi-level multi-way partitioning algorithm has been implemented in C++ and integrated into our hierarchical symbolic analyzer Figure 3: pA741 Opamp SPICE small-signal models at their DC operating points computed by SPICE. The results from bipolar Opamp pA741, which has 26 transistors and I 1 resistors shown in Fig. 3(a) is presented here. We first perform a two-level multi-way partitioning of pA741. The total number of nets for pA741 is 23. For the small-signal AC analysis, the power and ground nets are the reference node in the nodal formulation method. They will not appear in the circuit matrix, and are ignored by partitioning. All the nets corresponding to the circuit inputs and outputs are always cut nets. We select the deviation factorto be 2. Figures 4(a) , 5(a) and 5(b) show, respectively, the results of 2-way, 3-way and 4-way balanced partitionings of pA741, where each partitioned subcircuit is marked by an index (I up to IV). Table 1 summarizes the statistics of these partitionings. Columns 1, 2 and 3 list, respectively, the number of subcircuits, the spaninumber of cut nets, and the number of nets in a balanced subcircuit. Columns 4 to 7 list, respectively, the number of intemal nets in each subcircuit and its corresponding DDD size. Column 8 gives the number of DDD vertices in the top-level circuit, ltopD1, where the last column describes the total number of DDD vertices, JtotalDI. We have the following observations:
The total number of DDD vertices used for representing all the subcircuits decreases from 837 in the balanced 2-way partitioning to 237 in the balanced 4-way partitioning. Meanwhile, the number of DDD vertices used for the top-level circuit increases from 20 to 114. The total number of DDD vertices decreases as k increases from 2 to 4. However, if we further increase k, more nets will be cut and the size of the DDD for the top-level circuit will increase rapidly, and dominate the overall DDD size. Wehfurther perform a 3-level 2-way partitioning of pA741 based on the hierarchical tree shown in Fig. 3(b) . The third-level partitioning is based on the two-level two-way partitioning shown in Fig. 4(a) . The resulting partitioning is shown in Fig. 4(b) . Table 2 summarizes Table 2 : Statistics of 3-IeveI,2-way partitioning of p i 7 4 1 the partitioning statistics. Rows 2 and 3 describe the DDD sizes and the numbers of internal nets in the leaf subcircuit 11, 12, 111, 112. Rows 4 to 7 list, respectively, the DDD size, the numbers of internal nets, spans and the number of cut nets in the two middle circuits 1 and 11. Note that internal nets in a middle circuit level are the cut nets in the lower level and are invisible to the parent of the current subcircuit. Rows top-level span and top-level #cut nets are the number of spans and the number of cut nets at the top-level circuit. Rows #top-level lDDDl and total IDDD1 show the corresponding DDD size for the top-level circuit and the total DDD size. Row total lDDDl (w/o) is the DDD size without partitioning. We can see that hierarchical symbolic analysis with automated 3-level 2-way partitioning reduces the number of DDD vertices from 743 1 to 1 17! Since only one multiplication is needed for one vertex, the total number of multiplications is 1 17. To compare with best-known hierarchical symbolic analyzerSCAPP [4] , row SCAPP lists the best result from SCAPP with automated partitioning, where #mu1 and #add are numbers of multiplications and additions, respectively.
Conclusions
An efficient algorithm for balanced multi-way multi-level partitioning of very large analog circuits is presented for hierarchical symbolic analysis. It is based on the iterative vertex moving heuristic due shown to be superior to other related methods [9] . In this paper, we have described an application to analog circuit partitioning for symbolic analysis and shown its advantage over the best analog symbolic analysis program SCAPP.
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